



DESIGN OF LOW POWER CARRY SKIP ADDER USING DTCMOS

T.R.Dinesh Kumar¹, K.Mohana Sundaram², M.Anto Bennet¹, Aruna.R^{3*}, Meena.B³,
M.Mohanapriya³

¹Faculty of Electronics and Communication Engineering, Vel Tech, Chennai, Tamilnadu, India

²Faculty of Electrical and Electronics Engineering, Vel Tech Multitech Dr. Rangarajan Dr.
Sakunthala Engineering College,, Chennai, Tamilnadu, India

³UG Student of Electronics and Communication Engineering, Vel Tech, Chennai, Tamilnadu, India

* Email: arunaraja95@gmail.com

Submitted: May 27, 2017

Accepted: June 15, 2017

Published: Sep 1, 2017

Abstract- In the domain of VLSI design, the adders are always meant to be the most fundamental requirements for processors of high performance and other multicore devices. It is found that power dissipation is a major problem in the electronic devices. Power management integrated circuit (PMIC) is emphasized as battery-powered portable electronics such as smart phone are commonly used. In this paper we are designing a carry skip adder which consumes less power than the other conventional adders using dynamic threshold complementary metal oxide semiconductor (DTCMOS). The circuit is designed using tanner EDA simulator of 32nm technology. Also the circuit is compared with the CMOS technology methods.

Index terms: Carry skip adder, low power consumption, high performance, speed and delay parameters