



Vedic Mathematics Based 32-Bit Multiplier Design for High Speed Low Power Processors

P. Saha¹, A. Banerjee², A. Dandapat³, P. Bhattacharyya^{1*}

¹Bengal Engineering and Science University, Shibpur, Howrah-711103, India

²Dept. of ECE, JIS College of Engineering, Kalyani, Nadia-741235, India

³Department of ETCE, Jadavpur University, Kolkata-700032, India

*Corresponding author: Tel.: +913326684561; fax: +913326682916

E-mail: pb_etc_besu@yahoo.com

Submitted: May 9, 2011

Accepted: May 25, 2011

Published: June 1, 2011

Abstract- Vedic Mathematics is the ancient methodology of Indian mathematics which has a unique technique for arithmetic computations based on 16 Sutras (Formulae). Transistor level implementation (ASIC) of Vedic Mathematics based 32-bit multiplier for high speed low power processor is reported in this paper. Simple Boolean logic is combined with 'Vedic' formulas, which reduces the partial products and sums generated in one step, reduces the carry propagation from LSB to MSB. The implementation methodology ensure substantial reduction of propagation delay in comparison with Wallace Tree (WTM), modified Booth Algorithm (MBA), Baugh Wooley (BWM) and Row Bypassing and Parallel Architecture (RBPA) based implementation which are most commonly used architectures. The functionality of these circuits was checked and performance parameters like propagation delay and dynamic power consumption were calculated by spice spectre using standard 90nm CMOS technology. The propagation delay of the resulting 32×32 multiplier was only ~1.06 us and consumes ~132 uW power. The implementation offered significant improvement in terms of delay and power from earlier reported ones.

Index terms: Vedic Formulae, Multiplication, High Speed, Low Power, Latency.